Requirements for Scalable Application Specific Processing in Commercial HPEC

Steven Miller
Silicon Graphics, Inc.
Phone: 650-933-1899

Email Address: scm@sgi.com

Abstract: More and more High Performance Embedded Computing (HPEC) leverages technology from commercial high performance computing systems. To date, HPEC has only tapped the lower end of commercial high performance computing technology. As more of the advanced commercial technology moves into the embedded space, this presents a unique opportunity to change the fundamentals of how HPEC solutions are addressed.

Within HPEC, two types of application specific processing elements, reconfigurable and custom are being used. Reconfigurable elements are comprised of Field Programmable Gate Array (FPGA) technology and custom elements are comprised of various devices as Digital Signal Processors (DSP), DARPA Polymorphic Computing Architectures (PCA) [1] and others. The integration of these devices presents significant challenges both to the system architecture and to the programming models. This presentation will describe a set of system requirements and methods to not only include these application specific processing devices but to allow effecting scaling of application specific processing devices.

Introduction and System Architectural Review

SGI's ccNUMA (cache coherent non-uniform memory architecture) [2] global shared memory system architecture is the basis for our general–purpose Origin and Altix HPC systems. The presentation will explore the architectural features used within both Origin and Altix systems which allows scaling in excess of one thousand commercial high performance processors. The architecture of SGI's systems which included 192 custom application specific processors (Tensor Processor Units) and 128 general-purpose processors will also be described.

System Architectural Features for Scalability

High-performance FPGAs represent an important architectural tool to provide total system performance while keeping both power and space requirements to a minimum. The use of FPGA elements have been limited to only the most computationally dense algorithms by the amount of data which can be pass through the device. But even with these limitations, significant performance and power improvements have been demonstrated [3]. This presentation will describe methods to increase the bandwidth to these devices and the communication primitives required to scale to hundreds of devices with out sacrificing performance.

including suggestions for reducing	completing and reviewing the collect g this burden, to Washington Headqu buld be aware that notwithstanding at OMB control number.	arters Services, Directorate for Infor	mation Operations and Reports	, 1215 Jefferson Davis	Highway, Suite 1204, Arlington
1. REPORT DATE 01 FEB 2005		2. REPORT TYPE N/A		3. DATES COVE	RED
4. TITLE AND SUBTITLE		5a. CONTRACT	NUMBER		
Requirements for Commercial HPEC	5b. GRANT NUMBER				
Commercial HPE	5c. PROGRAM ELEMENT NUMBER				
6. AUTHOR(S)	5d. PROJECT NUMBER				
			5e. TASK NUMBER		
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGAN. Silicon Graphics, I		8. PERFORMING ORGANIZATION REPORT NUMBER			
9. SPONSORING/MONITO		10. SPONSOR/MONITOR'S ACRONYM(S)			
		11. SPONSOR/MONITOR'S REPORT NUMBER(S)			
12. DISTRIBUTION/AVAI Approved for publ	LABILITY STATEMENT lic release, distributi	on unlimited			
	01742, HPEC-7 Volu uting (HPEC) Works	,	0	0	
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFIC	17. LIMITATION OF	18. NUMBER	19a. NAME OF		
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	- ABSTRACT UU	OF PAGES 17	RESPONSIBLE PERSON

Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and

Report Documentation Page

Form Approved OMB No. 0704-0188 Systems that include hundreds of application specific processing devices pose a significant software challenge. This presentation will describe how to effectively allocate, manage, and decommission under changing workloads various application specific processing elements. Both software methods and APIs will be presented on ways to interface application specific processing targeted at HPEC applications.

References

- [1] http://www.darpa.mil/ipto/programs/pca/index.htm
- [2] http://www.sgi.com/servers/altix/
- [3] W.D. Smith and A.R. Schnore. Towards an RCC-based Accelerator for Computational Fluid Dynamics Applications. In T.P. Plaks, eds., Proceedings of the International Conference of Engineering of Reconfigurable Systems and Algorithms, pp. 222-231. CSREA Press, Las Vegas, Nevada, 2003.



Requirements for Scalable Application Specific Processing in Commercial HPEC

Steve Miller Chief Engineer Igniting Innovation



The 3 Single-Paradigm Architectures



Intel Itanium SGI MIPS

IBM Power

Sun SPARC

HP PA

Vector

Cray X1

NEC SX

App-Specific

Graphics - GPU

Signals - DSP


Prog'ble - FPGA


Other ASICs

Igniting Innovation and Leadership



Paradigms to Applications





Igniting Innovation and Leadership



Architectural Challenges



- Hardware
 - Bandwidth to/from System
 - Scalability
- Software
 - Compliers/Languages
 - Debuggers
 - APIs






Multi-Paradigm Computing UltraViolet



Terascale to Petascale Data Set:
Bring Function to Data



Igniting Innovation



Software



- Provide for HDL modules
 Integrated environment with debugger
 Highest performance
- •Leverage 3rd Party Std Language Tools
 Celoxia, Impulse Acceleration, Mitrion, Mentor Graphics
- Developed an FPGA aware version of GDB
 Capable of debugging the FPGA and System Software
 Capable of multiple CPUs and multiple FPGAs
- Developed RASC Abstraction Layer (RASCAL)

gniting Innovation and Leadership



Software Overview



Debugger (GDB)		Download Utilities	
Application			Hear Space
	Abstraction Layer Library	Device Manager	User Space
Alg	Linux Kernel		
СОР	Hardware		


Igniting Innovation and Leadership




Abstraction Layer: Algorithm API



The Abstraction Layer's algorithm API mirrors the COP API with a few additions that enable wide scaling,




and deep scaling.







Hardware



Direct Connection to NUMAlink4

6.4GB/s/connection

- Fast System Level Reprogramming of FPGA
- •Atomic Memory Operations
 Same set as System CPUs
- Hardware Barriers
- Configurations to 8191 NUMA/FPGA connections





MOATB Block Diagram



2MB Addr & Ctrl ODR SRAM **NUMAlink** 12.8 GB/s Addr & Ctrl Addr & Ctrl **SSP** 6.4 GB/s 9.6GB/s QDR SRAM Algorithm 1.6GB/s 3 reads @ **FPGA** 36 3 writes @ 1.6GB/s Select Map **SSP Programming Interface** Loader 72 **FPGA** PCI 66MHz TIO **NUMAlink Connectors**

Igniting Innovation and Leadership

Requirements for Scalable Application Specific Processing in Commercial HPEC

Presented by:

Steve Miller Chief Engineer

Silicon Graphics, Inc.




The 3 Single-Paradigm Architectures

<u>Scalar</u>	<u>Vector</u>	App-Specific
Intel Itanium	Cray X1	Graphics - GPU
SGI MIPS	NEC SX	Signals - DSP
IBM Power		Prog'ble - FPGA
Sun SPARC		Other ASICs
HP PA		




Paradigms to Applications





Microprocessors & Heat





Architectural Challenges

Ease of Use

- Languages
- Compilers
- Debuggers
- APIs

Performance

- Bandwidth to/from System
- Scalability

